Parallel Algorithms

Design and Implementation

Jean-Louis.Roch at imag.fr

MOAIS / Lab. Informatique Grenoble, INRIA, France

1

2


Overview

- Machine model and work-stealing
- •Work and depth
- Fundamental theorem : Work-stealing theorem
- Parallel divide & conquer
- Examples
 - Accumulate
 - •Monte Carlo simulations

• Part2: Work-first principle - Amortizing the overhead of parallelism •Prefix/partial sum

•Sorting and merging

Part3: Amortizing the overhead of synchronization and communications
Numerical computations : FFT, marix computations; Domain decompositions



New parallel supports from small too large

Parallel chips & multi-core architectures:

- MPSoCs (Multi-Processor Systems-on-Chips)
- **GPU** : graphics processors (and programmable: Shaders; Cuda SDK)
- MultiCore processors (Opterons, Itanium, etc.)
- Heteregoneous multi-cores : CPUs + GPUs + DSPs+ FPGAs (Cell)

Commodity SMPs:

- 8 way PCs equipped with multi-core processors (AMD Hypertransport) + 2 GPUs

Clusters:

- 72% of top 500 machines
- Trends: more processing units, faster networks (PCI- Express)
- Heterogeneous (CPUs, GPUs, FPGAs)

Grids:


- Heterogeneous networks
- Heterogeneous administration policies
- Resource Volatility





- Dedicated platforms: eg Virtual Reality/Visualization Clusters:
 - Scientific Visualization and Computational Steering
 - PC clusters + graphics cards + multiple I/O devices (cameras, 3D trackers, multi-projector displays)





Grimage platform














Proof

Any parallel execution can be represented by a binary tree:

Node with 0 child = TERMINATE instruction End of the current thread

11

12

- Node with 1 son = sequential instruction
- Node with 2 sons: parallelism = instruction that
 - Creates a new (ready) thread
 - eg fork, thread_create, spawn, ...
 - Unblocks a previously blocked thread
 - · eg signal, unlock, send

- Proof (cont)
 Assume the local ready task queue is stored in an array: each ready task is stored according to its depth in the binary tree
- On processor i at top t :
 - H_i(t) = the index of the oldest ready task
- Prop 1: When non zero, H_i(t) is increasing
- Prop 2: H(t) = Min_(i active at t){ H_i(t) } is increasing
- Prop 3: Each steal request on i makes H_i strictly increases.
- Corollary: if at each steal, the victim is a processor i with minimum H_i then $#steals \le (p-1).Height(tree) \le (p-1).D$

Proof (randomized, general case) Group the steal operations in blocks of consecutive steals: [Coupon collector problem] Consider p.log p consecutive steals requests after top t, Then with probability > ½, any active processor at t have been victim of a steal request. Then Min_i H_i has increased of at least 1 In average, after (2.p.log p.M) consecutive steals requests, the execution is completed ! [Chernoff bounds] With high probability (w.h.p.), #steal requests = O(p.log p.D)

Proof (randomized, additional hyp.)

With additional hypothesis:


- Initially, only one active processor
- When several steal requests are performed on a same victim processor at the same top, only the first one is considered (others fail)


14


[Balls&Bins] Then #steal requests = O(p.D) w.h.p.

Remarks:

- This proof can be extended to
 - asynchronous machines (synchronization = steal)
 - Other steal policies then steal the "topmost=oldest" ready tasks, but with impact on the bounds on the steals







Work-stealing implementations following the work-first principle : KAAPI

18


Kaapi / Athapascan <u>http://kaapi.gforge.inria.fr</u> : C++ library


 Fork<f>()(a, ...) with access mode to parameters (value;read;write;r/w;cw) specified in f prototype (macro dataflow programs)

Supports distributed and shared memory machines; heterogeneous processors

- Depth-first (reference order) execution with synchronization on data access :
 - Double-end queue (mutual exclusion with compare-and-swap)
 on a successful steal, one-way data communication (write&signal)

2	<pre>void operator()(Shared_r < int > a,</pre>		Frame fibo(n,r)
3	Shared r < int > b,		fibo(n-1x1)
4	Shared $w < int > r$)		n-1: int
5			rl : Write Access
-	<pre>{ r.write(a.read() + b.read()); }</pre>		fibo(n-2,r2) n-2 int
6	};		r2 : Write Access
7			sum(r,r1,r2)
8	<pre>struct fib {</pre>	shared links	r : Write Access
9	void operator()(int n, <u>Shared w</u> <int> r)</int>		r1 : Read Access r2 : Read Access
-			Frame fibo(n-1.r)
10	{ if (n <2) r. <u>write(</u> n);		fibo(n-2,r1)
11	else		n-2 int
12	{ int r1, r2;		r1 : Write Access
13	Fork< fib >() (n-1, r1) ;		fibo(n-3,r2) n-3 int
14		in the second	r2 : Write Access
	<u>Fork</u> < fib >() (n-2, r2) ;		sum(r,r1,r2)
15	<u>Fork</u> < sum >() (r1, r2, r) ;		r : Write Access
16	}		r1 : Read Access
17		Top stack	r2 : Read Access
18	} ;		(b) Shared links






Examples

Accumulate

=> Monte Carlo computatons

Example: Recursive and Monte Carlo computations


- X Besseron, T. Gautier, E Gobet, &G Huard won the nov. 2008 Plugtest-Grid&Work'08 contest – Financial mathematics application (Options pricing)
- In 2007, the team won the Nqueens contest; Some facts [on on Grid'5000, a grid of processors of heterogeneous speeds]
 - NQueens(21) in 78 s on about 1000 processors
 - Nqueens (22) in 502.9s on 1458 processors
 - Nqueens(23) in 4435s on 1422 processors [~24.10³³ solutions]
 - 0.625% idle time per processor
 - < 20s to deploy up to 1000 processes on 1000 machines [Taktuk, Huard]
 - 15% of improvement of the sequential due to C++ (te



21

22

Orsay CPU last hour



24

Examples

Accumulate

Monte Carlo computations

Maximum on CRCW

 Matrix-vector product – Matrix multiplication --Triangular matrix inversion

Exercise: parallel merge and sort

 Next lecture: Find, Partial sum, adaptive parallelism, communications

